

U.G. 2nd Semester Examination - 2022**BCA****[HONOURS]****Course Code : BBCACCHC201****Course Title: Digital Logic**

Full Marks : 30

Time : 2 Hours

*The figures in the right-hand margin indicate marks.**Candidates are required to give their answers in their own words as far as practicable.*

1. Answer any **ten** questions: 1×10=10
- Define maxterm and minterm.
 - $(11001010.1101)_2 = (?)_H$.
 - What do you mean by universal gate? Give one example.
 - State distributive law.
 - Write the advantage of using don't care in K-Map.
 - Differentiate between sequential and combinational circuit.
 - Write the truth table of R-s flip-flop.

- Demonstrate DeMorgan's theorem.
- What do you mean by race condition?
- What do you mean by trigger?
- What is 'ripple counter'?
- What is shift register?
- Find the 10's complement of $(314)_{10}$.
- Draw the diagram for serial-in-serial-out (SISO) register.
- Show that EX-OR is complement of EX-NOR.

2. Answer any **five** questions: 2×5=10

- Simplify the following expression using K-Map:

$$F(A, B, C, D) = \sum_m (8, 10, 11, 12, 13, 14, 15)$$
- Simplify the boolean expression:

$$Y = \overline{\overline{A\overline{B}} + ABC + A(B + \overline{A\overline{B}})}$$
- Design T flip-flop using JK flip-flop.
- Draw Full-subtractor circuit using only half-subtractors.
- Design :
 - One OR gate using only NAND gates and
 - One AND gate using only NOR gates.

- f) State the differences between encoder and decoder.
- g) Subtract 57 from 24 using 2's complementary method.
- h) Design full adder using Decoder and external OR gate.

3. Answer any **two** questions: 5×2=10

- a) i) Design a counter with the following binary sequence: 0, 4, 2, 1, 6 using J-K flip-flop.
- ii) Explain the operation of universal shift register. 2+3
- b) i) Define Register.
- ii) Design a mod-8 counter using JK flip-flop. 1+4
- c) Design a 8 to 1 multiplexer by using the four variable function given by $F(A, B, C, D) = \sum_m (0, 1, 3, 4, 8, 9, 15)$. 5
